<h1>Van de Snepscheut, Jan L. A.</h1>
<h2>Monograph from <a href="https://data.caltech.edu">CaltechTHESIS committee</a></h2>
<ul>
<li>Hofstee, H. Peter (1995) <a href="https://resolver.caltech.edu/CaltechETD:etd-10112007-083903">Synchronizing processes</a>; <a href="https://doi.org/10.7907/G620-GG65">10.7907/G620-GG65</a></li>
<li>Leino, K. Rustan M. (1995) <a href="https://resolver.caltech.edu/CaltechETD:etd-10162007-111256">Toward reliable modular programs</a>; <a href="https://doi.org/10.7907/ynt2-nn65">10.7907/ynt2-nn65</a></li>
<li>Seizovic, Jakov N. (1994) <a href="https://resolver.caltech.edu/CaltechETD:etd-12072007-131639">The architecture and programming of a fine-grain multicomputer</a>; <a href="https://doi.org/10.7907/53vc-hs15">10.7907/53vc-hs15</a></li>
<li>Boden, Nanette Jackson (1993) <a href="https://resolver.caltech.edu/CaltechETD:etd-08222007-103344">Runtime systems for fine-grain multicomputers</a>; <a href="https://doi.org/10.7907/2c3a-k589">10.7907/2c3a-k589</a></li>
<li>Hazewindus, Pieter Johannes (1992) <a href="https://resolver.caltech.edu/CaltechETD:etd-07202007-132706">Testing delay-insensitive circuits</a>; <a href="https://doi.org/10.7907/0d7v-9d09">10.7907/0d7v-9d09</a></li>
<li>Burns, Steven Morgan (1991) <a href="https://resolver.caltech.edu/CaltechETD:etd-07092007-072640">Performance analysis and optimization of asynchronous circuits</a>; <a href="https://doi.org/10.7907/kez1-7q52">10.7907/kez1-7q52</a></li>
<li>Li, Peyyun Peggy (1986) <a href="https://resolver.caltech.edu/CaltechETD:etd-03192008-143903">A Parallel Execution Model for Logic Programming</a>; <a href="https://doi.org/10.7907/2ngs-bp80">10.7907/2ngs-bp80</a></li>
</ul>