@other{https://resolver.caltech.edu/CaltechTHESIS:08172013-192316055,
    title = "Robust Near-Threshold QDI Circuit Analysis and Design",
    url = "https://resolver.caltech.edu/CaltechTHESIS:08172013-192316055",
    id = "record",
    doi = "10.7907/79EJ-Q945"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:10042013-160844239,
    title = "Resetting Asynchronous QDI Systems",
    url = "https://resolver.caltech.edu/CaltechTHESIS:10042013-160844239",
    id = "record",
    doi = "10.7907/RNGK-RV18"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-11092007-180524,
    title = "Soft-Error Tolerant Quasi Delay-insensitive Circuits",
    url = "https://resolver.caltech.edu/CaltechETD:etd-11092007-180524",
    id = "record",
    doi = "10.7907/ZVFF-WE07"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-05262008-234258,
    title = "Throughput Optimization of Quasi Delay Insensitive Circuits via Slack Matching",
    url = "https://resolver.caltech.edu/CaltechETD:etd-05262008-234258",
    id = "record",
    doi = "10.7907/9HMY-RR92"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-01132006-152609,
    title = "Rigorous Analog Verification of Asynchronous Circuits",
    url = "https://resolver.caltech.edu/CaltechETD:etd-01132006-152609",
    id = "record",
    doi = "10.7907/4R8F-WF03"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-05272005-134017,
    title = "Slack Matching",
    url = "https://resolver.caltech.edu/CaltechETD:etd-05272005-134017",
    id = "record",
    doi = "10.7907/g43p-hv51"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:11192009-161338958,
    title = "High-Level Synthesis and Rapid Prototyping of Asynchronous VLSI Systems",
    url = "https://resolver.caltech.edu/CaltechTHESIS:11192009-161338958",
    id = "record",
    doi = "10.7907/5N2N-0W58"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-08222002-122806,
    title = {What is "Deterministic CHP", and is "Slack Elasticity" That Useful?},
    url = "https://resolver.caltech.edu/CaltechETD:etd-08222002-122806",
    id = "record",
    doi = "10.7907/PCCK-CS43"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-11012005-093745,
    title = "Automating Resource Management for Distributed Business Processes",
    url = "https://resolver.caltech.edu/CaltechETD:etd-11012005-093745",
    id = "record",
    doi = "10.7907/9GXT-BD03"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:03022011-131111881,
    title = "Energy-Delay Complexity of Asynchronous Circuits",
    url = "https://resolver.caltech.edu/CaltechTHESIS:03022011-131111881",
    id = "record",
    doi = "10.7907/9jpj-5s67"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:10152010-145548970,
    title = "Asynchronous Pulse Logic",
    url = "https://resolver.caltech.edu/CaltechTHESIS:10152010-145548970",
    id = "record",
    doi = "10.7907/B107-MW15"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-08112005-114144,
    title = "The impact of asynchrony on computer architecture",
    url = "https://resolver.caltech.edu/CaltechETD:etd-08112005-114144",
    id = "record",
    doi = "10.7907/xzwa-p598"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-10252007-094408,
    title = "An energy-complexity model for VLSI computations",
    url = "https://resolver.caltech.edu/CaltechETD:etd-10252007-094408",
    id = "record",
    doi = "10.7907/PP38-4935"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-10162007-093427,
    title = "Semantics of VLSI synthesis",
    url = "https://resolver.caltech.edu/CaltechETD:etd-10162007-093427",
    id = "record",
    doi = "10.7907/SR5V-KT18"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-10172007-090528,
    title = "A General Approach to Performance Analysis and Optimization of Asynchronous Circuits",
    url = "https://resolver.caltech.edu/CaltechETD:etd-10172007-090528",
    id = "record",
    doi = "10.7907/ehzs-y537"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-07202007-132706,
    title = "Testing delay-insensitive circuits",
    url = "https://resolver.caltech.edu/CaltechETD:etd-07202007-132706",
    id = "record",
    doi = "10.7907/0d7v-9d09"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-07092007-072640,
    title = "Performance analysis and optimization of asynchronous circuits",
    url = "https://resolver.caltech.edu/CaltechETD:etd-07092007-072640",
    id = "record",
    doi = "10.7907/kez1-7q52"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:03262012-113851465,
    title = "A Comparison of Strict and Non-Strict Semantics for Lists",
    url = "https://resolver.caltech.edu/CaltechTHESIS:03262012-113851465",
    id = "record",
    doi = "10.7907/01bb-3j05"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-03192008-143903,
    title = "A Parallel Execution Model for Logic Programming",
    url = "https://resolver.caltech.edu/CaltechETD:etd-03192008-143903",
    id = "record",
    doi = "10.7907/2ngs-bp80"
}