@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20160901-124814686,
    title = "Asynchronous Circuits and Systems (ASYNC), 2015",
    chapter = "DD1: A QDI, Radiation-Hard-by-Design, Near-Threshold 18uW/MIPS Microcontroller in 40nm Bulk CMOS",
    year = "2015",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20160901-124814686",
    id = "record",
    isbn = "978-1-4799-8716-0",
    doi = "10.1109/ASYNC.2015.15"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20141106-133106801,
    title = "A Compact Transregional Model for Digital CMOS Circuits Operating Near Threshold",
    journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
    year = "2014",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20141106-133106801",
    id = "record",
    issn = "1063-8210",
    doi = "10.1109/TVLSI.2013.2282316",
    volume = "22"
}


@other{https://resolver.caltech.edu/CaltechAUTHORS:20140206-111915844,
    title = "25 Years Ago: The First Asynchronous Microprocessor",
    year = "2014",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20140206-111915844",
    id = "record",
    doi = "10.7907/Z9QR4V3H"
}


@other{https://resolver.caltech.edu/CaltechAUTHORS:20141125-133400175,
    title = "Quantifying Near-Threshold CMOS Circuit Robustness",
    year = "2014",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20141125-133400175",
    id = "record",
    doi = "10.7907/Z9M043CG"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20170320-175344479,
    title = "16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)",
    chapter = "Asynchronous logic for high variability nano-CMOS",
    year = "2009",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20170320-175344479",
    id = "record",
    isbn = "978-1-4244-5090-9",
    doi = "10.1109/ICECS.2009.5410925"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20100506-101621122,
    title = "15th International Symposium on Advanced Research in Asynchronous Circuits and Systems : (ASYNC 2009) : proceedings : 17-19 May 2009 Chapel Hill, North Carolina, USA",
    chapter = "A Necessary and Sufficient Timing Assumption for Speed-Independent Circuits",
    year = "2009",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20100506-101621122",
    id = "record",
    isbn = "9781424439331",
    doi = "10.1109/ASYNC.2009.27"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20100722-151724013,
    title = "14th IEEE International Symposium on Asynchronous Circuits and Systems : ASYNC 2008",
    chapter = "Asynchronous Nano-Electronics: Preliminary Investigation",
    year = "2008",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20100722-151724013",
    id = "record",
    isbn = "978-0-7695-3107-6",
    doi = "10.1109/ASYNC.2008.22"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:MARprocieee06,
    title = "Asynchronous techniques for system-on-chip design",
    journal = "Proceedings of the IEEE",
    year = "2006",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:MARprocieee06",
    id = "record",
    issn = "0018-9219",
    doi = "10.1109/JPROC.2006.875789",
    volume = "94"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20110722-095429816,
    title = "IFIP VLSI-SoC 2006: IFIP TC 10/WG 10.5 International Conference on Very Large Scale Integration \& System-on-Chip",
    chapter = "Can asynchronous techniques help the SoC designer?",
    year = "2006",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20110722-095429816",
    id = "record",
    isbn = "978-3-901882-19-7",
    doi = "10.1109/VLSISOC.2006.313284"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20110225-095524705,
    title = "12th IEEE International Symposium on Asynchronous Circuits and Systems",
    chapter = "Slack Matching Quasi Delay-Insensitive Circuits",
    year = "2006",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20110225-095524705",
    id = "record",
    isbn = "0-7695-2498-2",
    doi = "10.1109/ASYNC.2006.27"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20170109-145144866,
    title = "DAC '03 Proceedings of the 40th annual Design Automation Conference",
    chapter = "High-level synthesis of asynchronous systems by data-driven decomposition",
    year = "2003",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20170109-145144866",
    id = "record",
    isbn = "1-58113-688-9",
    doi = "10.1145/775832.775962"
}


@other{https://resolver.caltech.edu/CaltechCSTR:2003.006a,
    title = "An Architecture for Asynchronous FPGAs",
    year = "2003",
    url = "https://resolver.caltech.edu/CaltechCSTR:2003.006a",
    id = "record"
}


@other{https://resolver.caltech.edu/CaltechCSTR:2003.006,
    title = "An Architecture for Asynchronous FPGAs",
    year = "2003",
    url = "https://resolver.caltech.edu/CaltechCSTR:2003.006",
    id = "record",
    doi = "10.7907/Z9X9288B"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20161207-170651411,
    title = "TAU '02 Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems",
    chapter = "Transistor sizing of energy-delay-efficient circuits",
    year = "2002",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20161207-170651411",
    id = "record",
    isbn = "1-58113-526-2",
    doi = "10.1145/589411.589439"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20161207-165804629,
    title = "GLSVLSI '02 Proceedings of the 12th ACM Great Lakes symposium on VLSI",
    chapter = "Energy-Delay Efficiency of VLSI Computations",
    year = "2002",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20161207-165804629",
    id = "record",
    isbn = "1-58113-462-2",
    doi = "10.1145/505306.505330"
}


@other{https://resolver.caltech.edu/CaltechCSTR:2002.003,
    title = "Transistor Sizing of Energy-Delay-Efficient Circuits",
    year = "2002",
    url = "https://resolver.caltech.edu/CaltechCSTR:2002.003",
    id = "record",
    doi = "10.7907/Z9ZG6Q7T"
}


@other{https://resolver.caltech.edu/CaltechCSTR:2001.012,
    title = "Speed and Energy Performance of an Asynchronous MIPS R3000 Microprocessor",
    year = "2001",
    url = "https://resolver.caltech.edu/CaltechCSTR:2001.012",
    id = "record",
    doi = "10.7907/Z99S1P11"
}


@other{https://resolver.caltech.edu/CaltechCSTR:2002.002,
    title = "Global and local properties of asynchronous circuits optimized for energy efficiency",
    year = "2001",
    url = "https://resolver.caltech.edu/CaltechCSTR:2002.002",
    id = "record",
    doi = "10.7907/Z9FJ2DSS"
}


@other{https://resolver.caltech.edu/CaltechCSTR:2001.007,
    title = "ET^2: A Metric For Time and Energy Efficiency of Computation",
    year = "2001",
    url = "https://resolver.caltech.edu/CaltechCSTR:2001.007",
    id = "record",
    doi = "10.7907/Z9K935JZ"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20201210-161233167,
    title = "Mathematics of Program Construction",
    chapter = "Slack elasticity in concurrent computing",
    year = "1998",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20201210-161233167",
    id = "record",
    isbn = "9783540645917",
    doi = "10.1007/bfb0054295"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20170409-083932724,
    title = "Specifying the Caltech asynchronous microprocessor",
    journal = "Science of Computer Programming",
    year = "1996",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20170409-083932724",
    id = "record",
    issn = "0167-6423",
    doi = "10.1016/0167-6423(95)00023-2",
    volume = "26"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1995.cs-tr-95-11,
    title = "Quasi-Delay-Insensitive Circuits are Turing-Complete",
    year = "1995",
    url = "https://resolver.caltech.edu/CaltechCSTR:1995.cs-tr-95-11",
    id = "record",
    doi = "10.7907/Z9H70CV1"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20201124-174613902,
    title = "Mathematics of Program Construction",
    chapter = "An action system specification of the Caltech asynchronous microprocessor",
    year = "1995",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20201124-174613902",
    id = "record",
    isbn = "9783540601173",
    doi = "10.1007/3-540-60117-1\_9"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1994.cs-tr-94-21,
    title = "Low-Energy Asynchronous Memory Design",
    year = "1994",
    url = "https://resolver.caltech.edu/CaltechCSTR:1994.cs-tr-94-21",
    id = "record",
    doi = "10.7907/Z9X9289S"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:TIEieeedtc94,
    title = "A 100-MIPS GaAs asynchronous microprocessor",
    journal = "IEEE Design and Test of Computers",
    year = "1994",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:TIEieeedtc94",
    id = "record",
    issn = "1084-7529",
    doi = "10.1109/54.282444",
    volume = "11"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1993.cs-tr-93-37,
    title = "Submicron Systems Architecture: Semiannual Technical Report",
    year = "1993",
    url = "https://resolver.caltech.edu/CaltechCSTR:1993.cs-tr-93-37",
    id = "record",
    doi = "10.7907/Z9NS0RX7"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1993.cs-tr-93-10,
    title = "Submicron Systems Architecture",
    year = "1993",
    url = "https://resolver.caltech.edu/CaltechCSTR:1993.cs-tr-93-10",
    id = "record",
    doi = "10.7907/4fh9g-yr824"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1993.cs-tr-93-38,
    title = "An Asynchronous Microprocessor in Gallium Arsenide",
    year = "1993",
    url = "https://resolver.caltech.edu/CaltechCSTR:1993.cs-tr-93-38",
    id = "record",
    doi = "10.7907/Z9BC3WJ5"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1993.cs-tr-93-26,
    title = "Tomorrow's Digital Hardware will be Asynchronous and Verified",
    year = "1993",
    url = "https://resolver.caltech.edu/CaltechCSTR:1993.cs-tr-93-26",
    id = "record",
    doi = "10.7907/Z9125QPR"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1992.cs-tr-92-17,
    title = "Submicron Systems Architecture Project : Semiannual Technical Report, 1 July 1992",
    year = "1992",
    url = "https://resolver.caltech.edu/CaltechCSTR:1992.cs-tr-92-17",
    id = "record",
    doi = "10.7907/Z9WS8RF5"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1992.cs-tr-92-03,
    title = "Delay-Insensitive Multiply-Accumulate Unit",
    year = "1992",
    url = "https://resolver.caltech.edu/CaltechCSTR:1992.cs-tr-92-03",
    id = "record",
    doi = "10.7907/Z9MG7MPP"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1991.cs-tr-91-08,
    title = "Asynchronous Datapaths and the Design of an Asynchronous Adder",
    year = "1991",
    url = "https://resolver.caltech.edu/CaltechCSTR:1991.cs-tr-91-08",
    id = "record",
    doi = "10.7907/j14fv-twh92"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1991.cs-tr-93-28,
    title = "Synthesis of Asynchronous VLSI Circuits",
    year = "1991",
    url = "https://resolver.caltech.edu/CaltechCSTR:1991.cs-tr-93-28",
    id = "record",
    doi = "10.7907/b9wzv-xrc02"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20170830-083320673,
    title = "Distributed sorting",
    journal = "Science of Computer Programming",
    year = "1990",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20170830-083320673",
    id = "record",
    issn = "0167-6423",
    doi = "10.1016/0167-6423(90)90081-N",
    volume = "15"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1990.cs-tr-90-02,
    title = "Limitations to Delay-Insensitivity in Asynchronous Circuits",
    year = "1990",
    url = "https://resolver.caltech.edu/CaltechCSTR:1990.cs-tr-90-02",
    id = "record",
    doi = "10.7907/gwkvs-p4122"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1990.cs-tr-90-17,
    title = "Testing Delay-Insensitive Circuits",
    year = "1990",
    url = "https://resolver.caltech.edu/CaltechCSTR:1990.cs-tr-90-17",
    id = "record",
    doi = "10.7907/8274b-29b89"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1990.cs-tr-90-09,
    title = "Asynchronous Circuits for Token-Ring Mutual Exclusion",
    year = "1990",
    url = "https://resolver.caltech.edu/CaltechCSTR:1990.cs-tr-90-09",
    id = "record",
    doi = "10.7907/47710-bts58"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1990.cs-tr-90-18,
    title = "Performance Analysis and Optimization of Asynchronous Circuits",
    year = "1990",
    url = "https://resolver.caltech.edu/CaltechCSTR:1990.cs-tr-90-18",
    id = "record",
    doi = "10.7907/b11q2-j0d17"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20161130-144153368,
    title = "The design of an asynchronous microprocessor",
    journal = "ACM SIGARCH Computer Architecture News",
    year = "1989",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20161130-144153368",
    id = "record",
    issn = "0163-5964",
    volume = "17"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20161130-145428229,
    title = "The first asynchronous microprocessor: the test results",
    journal = "ACM SIGARCH Computer Architecture News",
    year = "1989",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20161130-145428229",
    id = "record",
    issn = "0163-5964",
    doi = "10.1145/71317.71324",
    volume = "17"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1989.cs-tr-89-01,
    title = "Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits",
    year = "1989",
    url = "https://resolver.caltech.edu/CaltechCSTR:1989.cs-tr-89-01",
    id = "record",
    doi = "10.7907/zmy86-a1w29"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1989.cs-tr-89-02,
    title = "The Design of an Asynchronous Microprocessor",
    year = "1989",
    url = "https://resolver.caltech.edu/CaltechCSTR:1989.cs-tr-89-02",
    id = "record",
    doi = "10.7907/avec3-s7f02"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1989.cs-tr-89-06,
    title = "The First Aysnchronous Microprocessor: The Test Results",
    year = "1989",
    url = "https://resolver.caltech.edu/CaltechCSTR:1989.cs-tr-89-06",
    id = "record",
    doi = "10.7907/bsky8-c6128"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1989.cs-tr-90-06,
    title = "Distributed Sorting",
    year = "1989",
    url = "https://resolver.caltech.edu/CaltechCSTR:1989.cs-tr-90-06",
    id = "record",
    doi = "10.7907/zaevr-tmm71"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20201008-131242613,
    title = "Constructive Methods in Computing Science",
    chapter = "Design of Synchronization Algorithms",
    year = "1989",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20201008-131242613",
    id = "record",
    isbn = "9783642748868",
    doi = "10.1007/978-3-642-74884-4\_13"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1988.cs-tr-88-13,
    title = "A Message-Passing Model for Highly Concurrent Computation",
    year = "1988",
    url = "https://resolver.caltech.edu/CaltechCSTR:1988.cs-tr-88-13",
    id = "record",
    doi = "10.7907/3sb8a-cvh96"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1988.cs-tr-88-14,
    title = "Syntax-Directed Translation of Concurrent Programs into Self-Timed Circuits",
    year = "1988",
    url = "https://resolver.caltech.edu/CaltechCSTR:1988.cs-tr-88-14",
    id = "record",
    doi = "10.7907/585wz-fra78"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20161215-172443490,
    title = "Proceedings of the third conference on Hypercube concurrent computers and applications: Architecture, software, computer systems, and general issues",
    chapter = "The architecture and programming of the Ametek series 2010 multicomputer",
    year = "1988",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20161215-172443490",
    id = "record",
    isbn = "0-89791-278-0",
    doi = "10.1145/62297.62302"
}


@inbook{https://resolver.caltech.edu/CaltechAUTHORS:20161130-143104095,
    title = "C3P Proceedings of the third conference on Hypercube concurrent computers and applications: Architecture, software, computer systems, and general issues",
    chapter = "A message-passing model for highly concurrent computation",
    year = "1988",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20161130-143104095",
    id = "record",
    isbn = "0-89791-278-0",
    doi = "10.1145/62297.62360"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1987.5253-tr-87,
    title = "Synthesis of Self-Timed Circuits by Program Transformation",
    year = "1987",
    url = "https://resolver.caltech.edu/CaltechCSTR:1987.5253-tr-87",
    id = "record",
    doi = "10.7907/cgpwa-2j421"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1987.5240-tr-87,
    title = "Submicron Systems Architecture: Semiannual Technical Report",
    year = "1987",
    url = "https://resolver.caltech.edu/CaltechCSTR:1987.5240-tr-87",
    id = "record",
    doi = "10.7907/7cknj-w1w80"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1987.5256-tr-87,
    title = "A Synthesis Method for Self-Timed VLSI Circuits",
    year = "1987",
    url = "https://resolver.caltech.edu/CaltechCSTR:1987.5256-tr-87",
    id = "record",
    doi = "10.7907/649ae-we761"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1986.5211-tr-86,
    title = "Self-Timed FIFO: An exercise in Compiling Programs into VLSI Circuits",
    year = "1986",
    url = "https://resolver.caltech.edu/CaltechCSTR:1986.5211-tr-86",
    id = "record",
    doi = "10.7907/jssn5-rbp39"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1986.5235-tr-86,
    title = "Submicron Systems Architecture: Semiannual Technical Report",
    year = "1986",
    url = "https://resolver.caltech.edu/CaltechCSTR:1986.5235-tr-86",
    id = "record",
    doi = "10.7907/my65t-e9565"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1986.5210-tr-86,
    title = "Compiling Communicating Processes into Delay-Insensitive VLSI Circuits",
    year = "1986",
    url = "https://resolver.caltech.edu/CaltechCSTR:1986.5210-tr-86",
    id = "record",
    doi = "10.7907/pnf93-qxd46"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1986.5220-tr-86,
    title = "Submicron Systems Architecture: Semiannual Technical Report",
    year = "1986",
    url = "https://resolver.caltech.edu/CaltechCSTR:1986.5220-tr-86",
    id = "record",
    doi = "10.7907/rzewj-csb10"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1986.5221-tr-86,
    title = "The Sync Model: A Parallel Execution Method for Logic Programming",
    year = "1986",
    url = "https://resolver.caltech.edu/CaltechCSTR:1986.5221-tr-86",
    id = "record",
    doi = "10.7907/brq3w-kj598"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1986.5212-tr-86,
    title = "On Seitz' Arbiter",
    year = "1986",
    url = "https://resolver.caltech.edu/CaltechCSTR:1986.5212-tr-86",
    id = "record",
    doi = "10.7907/2gjaq-xex23"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1985.5178-tr-85,
    title = "Submicron Systems Architecture: Semiannual Technical Report",
    year = "1985",
    url = "https://resolver.caltech.edu/CaltechCSTR:1985.5178-tr-85",
    id = "record",
    doi = "10.7907/7fbb9-smt37"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1985.5195-tr-85,
    title = "A New Generalization of Dekker's Algorithm for Mutual Exclusion",
    year = "1985",
    url = "https://resolver.caltech.edu/CaltechCSTR:1985.5195-tr-85",
    id = "record",
    doi = "10.7907/0qedb-76g96"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1985.5193-tr-85,
    title = "A Delay-insensitive Fair Arbiter",
    year = "1985",
    url = "https://resolver.caltech.edu/CaltechCSTR:1985.5193-tr-85",
    id = "record",
    doi = "10.7907/cchf5-w1g63"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1985.5202-tr-85,
    title = "Submicron Systems Architecture: Semiannual Technical Report",
    year = "1985",
    url = "https://resolver.caltech.edu/CaltechCSTR:1985.5202-tr-85",
    id = "record",
    doi = "10.7907/mrh1j-cjp65"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1984.5147-tr-84,
    title = "Networks of Machines for Distributed Recursive Computations",
    year = "1984",
    url = "https://resolver.caltech.edu/CaltechCSTR:1984.5147-tr-84",
    id = "record",
    doi = "10.7907/abxcf-t3r94"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1984.5148-tr-84,
    title = "Fair Mutual Exclusion with Unfair P and V Operations",
    year = "1984",
    url = "https://resolver.caltech.edu/CaltechCSTR:1984.5148-tr-84",
    id = "record",
    doi = "10.7907/8nwds-15p23"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1984.5124-tr-84,
    title = "The Probe: An Addition to Communication Primitives",
    year = "1984",
    url = "https://resolver.caltech.edu/CaltechCSTR:1984.5124-tr-84",
    id = "record",
    doi = "10.7907/w8azk-3fk36"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1984.5080-tr-83,
    title = "Distributed Mutual Exclusion on a Ring of Processes",
    year = "1984",
    url = "https://resolver.caltech.edu/CaltechCSTR:1984.5080-tr-83",
    id = "record",
    doi = "10.7907/t0t4e-aq296"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20161130-142130832,
    title = "On David Gries's plateau problem",
    journal = "ACM SIGSOFT Software Engineering Notes",
    year = "1984",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20161130-142130832",
    id = "record",
    issn = "0163-5948",
    doi = "10.1145/1005968.1005974",
    volume = "9"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20190111-145202534,
    title = "A Characterization of Product-Form Queuing Networks",
    journal = "Journal of the ACM",
    year = "1983",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20190111-145202534",
    id = "record",
    issn = "0004-5411",
    doi = "10.1145/322374.322378",
    volume = "30"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1983.5075-tr-83,
    title = "A General Proof Rule for Procedures in Predicate Transformer Semantics",
    year = "1983",
    url = "https://resolver.caltech.edu/CaltechCSTR:1983.5075-tr-83",
    id = "record",
    doi = "10.7907/desx8-jhv04"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1983.5097-tr-83,
    title = "The Design of a Self-timed Circuit for Distributed Mutual Exclusion",
    year = "1983",
    url = "https://resolver.caltech.edu/CaltechCSTR:1983.5097-tr-83",
    id = "record",
    doi = "10.7907/b2dbm-s0762"
}


@other{https://resolver.caltech.edu/CaltechCSTR:1982.5047-tr-82,
    title = "The torus: an exercise in constructing a processing surface",
    year = "1982",
    url = "https://resolver.caltech.edu/CaltechCSTR:1982.5047-tr-82",
    id = "record",
    doi = "10.7907/cazcq-6fz54"
}


@article{https://resolver.caltech.edu/CaltechCSTR:1982.5046-tr-82,
    title = "An Axiomatic Definition of Synchronization Primitives",
    journal = "Acta Informatica",
    year = "1981",
    url = "https://resolver.caltech.edu/CaltechCSTR:1982.5046-tr-82",
    id = "record",
    issn = "0001-5903",
    doi = "10.1007/BF00261260",
    volume = "16"
}


@other{https://resolver.caltech.edu/CaltechAUTHORS:20120418-114041991,
    title = "A Distributed Implementation Method for Parallel Programming",
    year = "1980",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20120418-114041991",
    id = "record",
    doi = "10.7907/c1h76-gdn90"
}