@article{https://resolver.caltech.edu/CaltechAUTHORS:20130816-103219749,
    title = "Adaptation of Current Signals with Floating-Gate Circuits",
    journal = "Analog Integrated Circuits and Signal Processing",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20130816-103219749",
    id = "record",
    issn = "0925-1030",
    doi = "10.1023/A:1013703711427",
    volume = "30"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:HASvd98,
    title = "Impact Ionization and Hot-Electron Injection Derived Consistently from Boltzmann Transport",
    journal = "VLSI Design",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:HASvd98",
    id = "record",
    issn = "0279-2834",
    doi = "10.1155/1998/73698",
    volume = "8"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20150113-162250820,
    title = "A floating-gate MOS learning array with locally computed weight updates",
    journal = "IEEE Transactions on Electron Devices",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20150113-162250820",
    id = "record",
    issn = "0018-9383",
    doi = "10.1109/16.644652",
    volume = "44"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20150127-165006071,
    title = "A Complementary Pair of Four-Terminal Silicon Synapses",
    journal = "Analog Integrated Circuits and Signal Processing",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20150127-165006071",
    id = "record",
    issn = "0925-1030",
    doi = "10.1023/A:1008244314595",
    volume = "13"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20150113-160500726,
    title = "A single-transistor silicon synapse",
    journal = "IEEE Transactions on Electron Devices",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20150113-160500726",
    id = "record",
    issn = "0018-9383",
    doi = "10.1109/16.543035",
    volume = "43"
}


@article{https://resolver.caltech.edu/CaltechAUTHORS:20141222-163230369,
    title = "Translinear Circuits Using Subthreshold Floating-Gate MOS Transistors",
    journal = "Analog Integrated Circuits and Signal Processing",
    url = "https://resolver.caltech.edu/CaltechAUTHORS:20141222-163230369",
    id = "record",
    issn = "0925-1030",
    doi = "10.1007/BF00166412",
    volume = "9"
}