@other{https://resolver.caltech.edu/CaltechTHESIS:08192012-145253489,
    title = "GRAph Parallel Actor Language: A Programming Language for Parallel Graph Algorithms",
    year = "2013",
    url = "https://resolver.caltech.edu/CaltechTHESIS:08192012-145253489",
    id = "record",
    doi = "10.7907/M3TW-7Y53"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:10072012-230900231,
    title = "An Ultra-Low-Energy, Variation-Tolerant FPGA Architecture Using Component-Specific Mapping",
    year = "2013",
    url = "https://resolver.caltech.edu/CaltechTHESIS:10072012-230900231",
    id = "record",
    doi = "10.7907/358S-CW22"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:10262010-082537998,
    title = "SPICE²: A Spatial, Parallel Architecture for Accelerating the Spice Circuit Simulator
 ",
    year = "2011",
    url = "https://resolver.caltech.edu/CaltechTHESIS:10262010-082537998",
    id = "record",
    doi = "10.7907/QVZR-VB52"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-01242008-012650,
    title = "Reliable Integration of Terascale Systems with Nanoscale Devices",
    year = "2008",
    url = "https://resolver.caltech.edu/CaltechETD:etd-01242008-012650",
    id = "record",
    doi = "10.7907/P842-7B49"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-05262008-234258,
    title = "Throughput Optimization of Quasi Delay Insensitive Circuits via Slack Matching",
    year = "2008",
    url = "https://resolver.caltech.edu/CaltechETD:etd-05262008-234258",
    id = "record",
    doi = "10.7907/9HMY-RR92"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-01132006-152609,
    title = "Rigorous Analog Verification of Asynchronous Circuits",
    year = "2006",
    url = "https://resolver.caltech.edu/CaltechETD:etd-01132006-152609",
    id = "record",
    doi = "10.7907/4R8F-WF03"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:11192009-161338958,
    title = "High-Level Synthesis and Rapid Prototyping of Asynchronous VLSI Systems",
    year = "2004",
    url = "https://resolver.caltech.edu/CaltechTHESIS:11192009-161338958",
    id = "record",
    doi = "10.7907/5N2N-0W58"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:03022011-131111881,
    title = "Energy-Delay Complexity of Asynchronous Circuits",
    year = "2002",
    url = "https://resolver.caltech.edu/CaltechTHESIS:03022011-131111881",
    id = "record",
    doi = "10.7907/9jpj-5s67"
}


@other{https://resolver.caltech.edu/CaltechTHESIS:10152010-145548970,
    title = "Asynchronous Pulse Logic",
    year = "2001",
    url = "https://resolver.caltech.edu/CaltechTHESIS:10152010-145548970",
    id = "record",
    doi = "10.7907/B107-MW15"
}


@other{https://resolver.caltech.edu/CaltechETD:etd-08152001-144501,
    title = "Fault-tolerant cluster of networking elements",
    year = "2001",
    url = "https://resolver.caltech.edu/CaltechETD:etd-08152001-144501",
    id = "record",
    doi = "10.7907/R15B-VD58"
}